Пожалуйста, используйте этот идентификатор, чтобы цитировать или ссылаться на этот ресурс: http://hdl.handle.net/11701/5996
Полная запись метаданных
Поле DCЗначениеЯзык
dc.contributor.authorGrigoreva, Natalia S.-
dc.date.accessioned2017-02-09T09:19:42Z-
dc.date.available2017-02-09T09:19:42Z-
dc.date.issued2016-12-
dc.identifier.citationGrigoreva N. S. Scheduling problem to minimize the maximum lateness for parallel processors. Vestnik of Saint Petersburg University. Series 10. Applied mathematics. Computer science. Control processes, 2016, issue 4, pp. 51–65.en_GB
dc.identifier.other10.21638/11701/spbu10.2016.405-
dc.identifier.urihttp://hdl.handle.net/11701/5996-
dc.description.abstractThe problem of minimizing the maximum lateness while scheduling tasks to parallel identical processors is a classical combinatorial optimization problem. It has many applications, and it is NP-hard. This problem relates to the scheduling problem and it is denoted by P|rj |Lmax. The multiprocessor scheduling problem is defined as follows: tasks have to be executed on several parallel identical processors. We must find where and when each task will be executed, such that the maximum lateness is minimum. The duration, release time and due date of each task are known. Preemption on processors is not allowed. A lot of research in scheduling has concentrated on the construction of the nondelay schedule. A nondelay schedule is a feasible schedule in which no processor is kept idle at a time when it could begin processing a task. An inserted idle time schedule (IIT) as a feasible schedule in which the processor is kept idle at a time when it could begin processing a task. The goal of this paper is to propose an IIT schedule for the P|rj|Lmax problem. We propose an approximate IIT algorithm named ELS/IIT (earliest latest start/ inserted idle time) and depth first branch and bound algorithm, which produces a feasible IIT (inserted idle time) schedule for a fixed maximum lateness L. The algorithm may be used in a binary search mode to find the smallest maximum lateness. The branch and bound algorithm is based on the earliest latest start/ inserted idle time branching strategy. Two new dominance criterions between decision nodes are used. A new method for evaluating unfeasible partial solutions was designed. To illustrate the effectiveness of this approach we tested algorithms on instances, which were randomly generated with the number of jobs from 50 to 300. Refs 14. Tables 5.en_GB
dc.language.isoruen_GB
dc.publisherSt Petersburg State Universityen_GB
dc.relation.ispartofseriesVestnik of Saint Petersburg University. Series 10. Applied Mathematics. Computer Science. Control Processes;-
dc.subjectparallel identical processorsen_GB
dc.subjectbranch and bound algorithmen_GB
dc.subjectmaximum latenessen_GB
dc.titleScheduling problem to minimize the maximum lateness for parallel processorsen_GB
dc.typeArticleen_GB
Располагается в коллекциях:Issue 4

Файлы этого ресурса:
Файл Описание РазмерФормат 
05-Grigoreva.pdf289,52 kBAdobe PDFПросмотреть/Открыть


Все ресурсы в архиве электронных ресурсов защищены авторским правом, все права сохранены.